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Abstract
We present the first study of the intrinsic electrical properties of WS2 transistors fabricated
with two different dielectric environments WS2 on SiO2 and WS2 on h-BN/SiO2, respectively. A
comparative analysis of the electrical characteristics of multiple transistors fabricated from nat-
ural and synthetic WS2 with various thicknesses from single- up to four-layers and over a wide
temperature range from 300K down to 4.2 K shows that disorder intrinsic to WS2 is currently the
limiting factor of the electrical properties of this material. These results shed light on the role
played by extrinsic factors such as charge traps in the oxide dielectric thought to be the cause for
the commonly observed small values of charge carrier mobility in transition metal dichalcogenides.
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Introduction
The emerging class of atomically thin semiconducting materials formed by transition metal
dichalogenides (TMDCs) is showing a plethora of complementary properties to those of
graphene that are of interest to fundamental and applied research. These materials
are uniquely suited to study the superconducting phase transition in the extreme two-
dimensional limit inherent to atomically thin systems [1–4]. At the same time TMDCs have
a band gap which is essential for transistor applications and which could enable a new class
of atomically thin photo-transistors. For example WS2 has a direct band gap of 2 eV in
single layer form [5–8] and has already shown great promise as a flexible transistor with
field effect mobilities comparable to the best liquid crystals and on/off ratio of the current
exceeding 106 [9]. Understanding the limiting factors of the electrical properties of TMDCs
is an open quest and a stepping stone for accessing novel physics in these systems.
The typical values of charge carrier mobility measured in thin WS2 flakes are always much
lower than those measured in bulk material [2, 4]. This behaviour has been interpreted as due
to defect states in the SiO2 substrate leading to the localization of charge carriers in TMDCs
and a small charge carrier mobility [10]. To probe the intrinsic electrical properties of
TMDCs it would be necessary to measure electrical transport in either suspended structures
or in transistors fabricated on clean substrates with fewer impurities than typically present
in SiO2. An ideal choice for such a substrate is hexagonal boron nitride [11], which is a
preferred substrate for high quality graphene transistors since it has a very low concentration
of charge scattering impurities and is atomically flat [12]. To date such a study has not yet
been conducted and the consequent lack of knowledge is limiting the potential impact of
TMDCs on fundamental and applied research. Furthermore most of the studies conducted
so far have been limited to just MoS2, while other TMDCs such as WS2 have not yet received
much attention, whereas they might be better suited than MoS2 for a given application.
Here we present the first study of the electrical properties in WS2 transistors fabricated on
different dielectrics (i.e. SiO2 and h-BN/SiO2) and using synthetic as well as natural WS2.
The comparative analysis of the electrical characteristics of these transistors studied in the
temperature range from 300K down to 4.2 K shows that in all cases electrical transport takes
place via hopping conduction through localized states [13, 14]. At low temperature (T<20K)
we observe peaks of the conductance as a function of back-gate voltage and source-drain
bias due to inelastic tunnelling in the impurity states with sub-gap energy. These results
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show that intrinsic disorder rather than extrinsic factors such as defect states in the oxide
dielectric is limiting the electrical properties of WS2 and more generally TMDCs.
Results
Thin flakes of WS2 were obtained by mechanical exfoliation of flakes from synthetic crystals
onto p-doped Si/SiO2 substrate that serves as a back gate (for natural WS2 see support-
ing information). Thin flakes are first identified with the aid of optical microscopy and
their thickness is subsequently determined by atomic force microscopy (AFM) and Raman
spectroscopy. The fabrication of WS2 transistors on h-BN and subsequent encapsulation in
h-BN is carried out using the dry transfer method first developed for graphene [12]. This
consists of exfoliating WS2 onto a substrate coated by water soluble polymer and PMMA.
After dissolving in water the soluble polymer, the free WS2/PMMA bilayer is aligned onto
previously exfoliated h-BN (∼ 20 nm thick) on p-doped Si/SiO2. The substrate is then
heated up to melt the PMMA and secure contact between WS2 and h-BN and the PMMA is
subsequently removed in acetone. Electrical contacts to WS2 are fabricated using standard
electron beam lithography, thermal evaporation and lift-off of Cr/Au (5/70 nm).
Figure 1a shows an AFM measurement of a thin WS2 flake with a fold in the upper left
corner highlighted by a dashed line. A statistical study of the height measured in areas
which include the step edge at WS2/SiO2 (region A) and the folded corner (region B) shows
a comparable step height of ≈ 1.6 nm in A and ≈ 1.3 nm in B, see Figure 1b. Since the
thickness of a monolayer WS2 flake is ≈ 0.65 nm [8, 15] we conclude that this flake is a
bilayer. A comparative plot of the Raman spectra (see methods) for WS2 with different
layer numbers shows marked differences depending on the specific thickness of the flake,
see Figure 1c. More specifically it is known that the peak with low Raman shift (≈ 350
cm−1) is a convolution of two Lorentzians (Figure 1d) whose positions change as a function
of the layer number [16]. One Lorentzian is due to the second order longitudinal acoustic
phonon mode (2LA(M)) corresponding to collective oscillations of the atoms in the plane,
and this gives a Raman peak at 352.7 cm−1 in single layer WS2. The second Lorentzian
is given by the in-plane optical phonon mode (E12g(Γ)) representing the in-plane counter
oscillations of W and S atoms in the lattice. Finally the out-of-plane optical phonon mode
(A1g(Γ)) representing the out-of-plane oscillations of W and S atoms gives a Raman peak
at 416.6cm−1. A plot of the relative wavenumber shift (∆ν that is the difference between
the 2LA(M) and A1g(Γ)Raman peaks) for a large number of flakes with various thicknesses
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FIG. 1. (a) shows an AFM measurement of a bilayer WS2, the scale bar corresponds to 500 nm.
The dashed areas labeled by A and B enclose the step edge at the SiO2-bilayer WS2 and the fold
in the WS2 flake respectively. The corresponding histograms of the measured heights in A and B
are shown in (b). (c) shows the evolution of the shape and position of the Raman peaks of WS2
as the number of layers is increased from single layer to bulk. (d) is a plot of the Raman spectra
for bulk WS2 and a fit to three Lorentzians corresponding to the 2LA(M), E
1
2g(Γ) and A1g(Γ),
see main text. (e) shows the measured wavenumber shift (∆ν) between 2LA(M) and A1g plotted
for 30 flakes with different layer number. (f) summarizes the measured Raman shift for 2LA(M),
E12g(Γ) and A1g(Γ) as a function of layer number.
shows that ∆ν changes in a discrete way according to the number of layers which have been
independtly measured with AFM, see Fig. 1e. Finally, upon increasing the number of WS2
layers the position of the 2LA(M) and E12g(Γ) peaks redshift monotonously, whereas the
A1g(Γ) peak blue shifts as previously shown [16], see Figure 1f.
Having established a reliable procedure to identify the layer number of WS2 flakes we
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FIG. 2. (a) shows plots of I-V for a 4L WS2 device on a 20nm thick h-BN crystal before and after
sweeoubg the voltage bias to large values (see supplementary information). The inset shows the
circuit used for decreasing the contact resistance. (b-d) are plots of the gate dependence of the
conductivity for a monolayer WS2 flake on SiO2 substrate (b), for a four layer WS2 flake on SiO2
substrate (c) and for a 4 layer WS2 flake on h-BN substrate (d). All the sweeps in (b-d) were made
at the same rate of 100 V/hr. The inset in (d) shows a micrograph picture of a WS2 transistor
with scale bar of 5um.
now turn to investigate the electrical transport properties of this material. The source-drain
current vs. bias voltage characteristics (I-V) of WS2 transistor devices are always highly
non-linear and upon performing current-bias annealing, a linear I-V around zero voltage
bias is attained (see Figure 2a and supplementary information). Owing to the difference in
work function between WS2 and Cr, a Schottky barrier of about 100meV has to be expected
at this interface when no-gate voltage is applied. The observed bias-annealing changes in
the I-V and the large values of voltage bias at which these non-linearity occur suggest a
different origin for this phenomenon, that is the possible presence of an oxide barrier at the
WS2/Cr interface which can be electrically broken upon applying a large voltage bias as
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shown in Figure 2a. In the following we only consider the analysis of electrical transport
measurements in devices after bias-annealing.
Figure 2b-d show the room temperature field effect transistor (FET) transfer character-
istics, that is the gate voltage (Vg) dependence of the conductivity (σ), for monolayer WS2
on SiO2 (Figure2b), four-layer WS2 sample on a SiO2 (Figure2c) and four-layer WS2 sample
on a h-BN/SiO2 (Figure2d). In all cases we observe that the conductivity has a large on-off
ratio typical of semiconducting materials, with a finite threshold voltage. However we find
that the field effect mobility (µ) is always larger in WS2 on h-BN than in WS2 on SiO2
(0.23 cm2V−1s−1 for 1L-WS2/SiO2, 17 cm
2V−1s−1 for 4L-WS2/SiO2 and ≈ 80 cm
2V−1s−1
for 4L-WS2/h-BN/SiO2 in Figure 2(b-d)). A large hysteresis is also present in σ(Vg) for
WS2 on SiO2 but is fully suppressed when WS2 is on h-BN/SiO2. Similar hysteresis in I-V
have also been reported in graphene and is commonly attributed to dopants present in the
SiO2 dielectric [17, 18].
Discussion
For all the measured devices we find that the temperature dependence of σ(Vg) shows
a pronounced suppression of the value of σ upon lowering the temperature as expected for
a semiconducting material, see Figure 3a. In these devices we apply a large enough value
of gate voltage such that the charge carriers are directly injected from the metal contacts
into the conduction band of WS2. In this limit the relevant energy scale dominating the
temperature dependence of the zero-bias resistance is the difference between the Fermi energy
and the conduction band edge of the n-doped semiconductor (i.e. WS2) [20]. A plot of σ as
a function of T−1 at Vg = 60.5V reveals that from 260K down to 100K the conduction takes
place by thermally activated charge carriers, i.e. σ(T ) = σ0 exp(−δε/2kBT ) with δε the
activation energy and kB the Boltzman constant. The values of δε estimated from a fit of
σ(T ) for 50V< Vg < 60V are in the range 0.109eV< δε <0.113eV and change linearly with
Vg, see inset in Figure 3b. These values of δε are compatible with the voltage bias range
over which non-linear I-V are measured (see blue curve in Figure 2a) suggesting that δε is
the energy from the Fermi level to the conduction band edge (Ec), i.e. δε = Ec −EF which
is also much larger than the Schottky barrier height (≈ 100 meV).
The smooth dependence of δε on Vg demonstrates that for sub-gap energies the Fermi
level can be continuously tuned by means of a gate voltage throughout the defect induced
states. To estimate the density of defect states we consider the equivalent gate capacitance
6
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FIG. 3. (a) shows a representative plot of σ(Vg) for a 4L-WS2 in the gate range 50 V to 65 V.
(b) Typical temperature dependence of the conductivity plotted in terms of the activation energy
relation (this curve is taken at Vg = 60.5 V). The inset is a plot of the extracted activation energy
for different gate voltages, each point corresponds to an average over 0.2 V gate voltage. (c) shows
the same data as in (b) but plotted in terms of 2D Mott variable range hopping relation. (d) The
conductivity at 4.2 K plotted alongside the hopping parameter T0. A strong correlation between
the two is observed: i.e. peaks in conductance correspond to low values of T0.
of these WS2 transistors that is the series of the gate oxide capacitance (Cox) and defect
states capacitance (Ct), i.e. −dEF/dVg = 1.5×10
−4e = e CoxCt
Cox+Ct
[2]. Knowing that the oxide
capacitance per unit area is Cox =
ǫrǫ0
d
≈ 1.2×10−4 Fm−2 we find Ct = 0.8Fm
−2 = q2D(E),
where q is the unit of charge and D(E) is the density of defect states which we estimate to
be 3.12× 1037 J−1m−2 .
The dominant role of disorder induced states with sub-gap energies becomes fully appar-
ent when considering a fit of the low temperature σ(T ) in logharitmic scale in terms of T−p
with p critical exponent, see Figure 3c. This study reveals that p=1/3 gives the best fit
stemming for non-interacting Mott variable range hopping [13, 14, 19] σ = σ0exp(−T0/T )
1/3
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FIG. 4. The top colour map shows the measured differential conductance plotted against gate
voltage and source drain at T= 4.2K for the same representative 4L-WS2 on h-BN discussed in
Figure 3. The bottom plot is a graph of the conductivity at T= 4.2 K while the inset is a graph
of five differential conductance curves plotted from Vg = 61.52 V up to 62 V highlighted by the
dashed lines A and B respectively and in steps of 96 mV of gate voltage.
where T0 is the hopping parameter and is related to the density of localised states exist-
ing within the forbidden gap and the electron wavefunction size ξ by the following relation
T0 =
13.8
kBDcξ2
. The extracted values for the hopping parameter T0 at each different gate
voltage are plotted in figure 3(d) along with the conductance at T = 4.2 K. This compar-
ative plot shows a clear correlation between the hopping parameter and the conductance
whereby peaks in conductance correspond to very low values of T0. Furthermore T0 is found
to fluctuate from ≈ 100 K to ≈ 4000 K in a small gate range (from Vg = 50.5V to 52V, cor-
responding to an energy window of just 0.25meV). Consequently the estimated localization
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radius in WS2 increases from 1.8 nm to 17 nm. These observations indicate that the sub-gap
impurities states have peaks of narrow energy band-widths dominating electrical transport
for sub-gap energies.
Another prominent feature evident in the temperature dependence of σ(Vg) is the emer-
gence of peaks for T<100K with decreasing amplitude for T<20K, see Figure 3a. At the
same time the differential conductance as a function of source-drain bias and gate voltage
at T=4.2K (Figure 4a) shows that these peaks shift their position as a function of voltage
bias. These observations suggest that charge transport at sub-gap energies occurs through
inhomogeneous charge puddles and localized states in WS2. Since we observe a similar σ(Vg)
behaviour in a variety of samples independently of (1) the WS2 flakes aspect ratio, (2) the
WS2 layer number and (3) the dielectric environment (WS2/BN/SiO2, see supplementary
information) we conclude that the localized states dominating electrical transport in WS2
at sub-gap energies are intrinsic to the WS2 and not extrinsic such as defect states in the
dielectric.
To estimate the localization radius (ξ) we consider electrical transport measurements of
a representative 4L-WS2 in which the peaks of σ(Vg) are spaced by an average gate voltage
〈Vg〉 ≈ 1.13 V corresponding to 0.17 meV, see bottom graph in Figure 4. In this device
the peaks of σ at fixed Vg as a function of source-drain bias (V ) are spaced by an average
source-drain bias 〈V 〉 ≈ 11 mV. Since the threshold voltage bias needed to observe electrical
conduction is ∼ 11 mV and the sample has a length of 350 nm the threshold electric field is
ET = 3.14×10
4 V/m. This value of ET together with the observed average peak separation
of 0.17 meV gives a localization region of diameter 2ξ = 5.4 nm which is consistent with the
extracted value of the localization radius ξ from the analysis conducted on the temperature
dependence of σ(V g).
Finally we note that Coulomb blockade cannot account for the observed peaks of σ(Vg).
Indeed, if we assume a charging energy in our devices of Ec ∼ 40 - 50 meV estimated directly
from the stability diagram shown in Figure 4, we extract a diameter d ∼ e2/4ε0εrEc ∼ 20 - 40
nm for the confining regions (e = 1.610−19C, ε0 = 8.8510
−12F/m and εr = (εvac+ εBN)/2 =
2.5 with the dielectric constant for vacuum and BN εvac = 1 and εBN = 4). Given the
dimensions of the conductive WS2 channel, our devices would consist of 100-1000 charging
regions (i.e. (length × width)/d = (350 nm × 1500 nm)/d). The stability diagram of such
an array of charging islands would consist of many overlapping Coulomb diamonds which
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are not observed in our measurements. An indication of the underlying physical process
originating these peaks of σ(Vg) is given by the temperature dependence of σ(Vg) presented
in Figure 3a: we alwasy observe that the amplitude of the peaks decreases upon lowering
the temperature. This behaviour has been previously reported in other semiconducting
systems [21, 22] and it is a fingerprint of inelastic tunnelling which in WS2 occurs through
the sub-gap impurity states.
In summary we have presented the first systematic study of the intrinsic electrical prop-
erties of thin WS2 flakes. By comparing the I-V of transistors fabricated using two different
dielectric environments (i.e. (1) WS2 on SiO2 and (2) WS2 on h-BN/SiO2) we find that hop-
ping through localized states dominate electrical transport over a wide temperature range
(T<100K). This intrinsic disorder has a finite density of states at sub-gap energies which
contribute with inelastic tunnelling to electrical transport. These results demonstrate the
dominant role played by intrinsic disorder over extrinsic factors such as defect states in the
oxide dielectric as a limiting factor of the electrical properties of WS2.
Methods
Materials: Synthetic WS2 was purchased from Lowerfriction.com.
Measurement techniques: The Raman spectra where measured with a Renishaw spectrom-
eter using an excitation laser with a wavelength of 532 nm, focused to a spot size of 1.5 µm
diameter and 1 mW incidente power. These measurements were performed in air and at
room temperature.
Electrical measurements: The electrical transport measurements were performed in con-
stant voltage configuration with excitation voltage smaller than kBT, with kB Boltzmann
constant. The differential conductance was measured using the lock-in technique.
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